CVE-2025-35979

The record

Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution for some Intel(R) Processors within VMX non-root (guest) operation may allow an information disclosure. Unprivileged software adversary with an authenticated user combined with a high complexity attack may enable data exposure. This result may potentially occur via local access when attack requirements are present without special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (none) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (high), integrity (none) and availability (none) impacts.

Affected packages

Related vulnerabilities

• CVE-2025-31648 Improper handling of values in the microcode flow for some Intel(R) Processor Family may… Also affects ucode-intel
• CVE-2024-23918 Improper conditions check in some Intel(R) Xeon(R) processor memory controller… Also affects ucode-intel
• CVE-2024-21853 Improper finite state machines (FSMs) in the hardware logic in some 4th and 5th… Also affects ucode-intel
• CVE-2024-21820 Incorrect default permissions in some Intel(R) Xeon(R) processor memory controller… Also affects ucode-intel
• CVE-2024-24968 Improper finite state machines (FSMs) in hardware logic in some Intel(R) Processors may… Also affects ucode-intel
• CVE-2024-23984 Observable discrepancy in RAPL interface for some Intel(R) Processors may allow a… Also affects ucode-intel
• CVE-2024-25939 Mirrored regions with different values in 3rd Generation Intel(R) Xeon(R) Scalable… Also affects ucode-intel
• CVE-2024-24980 Protection mechanism failure in some 3rd, 4th, and 5th Generation Intel(R) Xeon(R)… Also affects ucode-intel